发明名称 Input/output interface and semiconductor integrated circuit having input/output interface
摘要 A logical value is expressed by an order that transition edges appear in a plurality of transmission signals transmitting respectively on a plurality of signal lines. Otherwise, the logical value is expressed by a time difference between the transition edge of the transmission signal transmitting on the signal line and a transition edge of a standard timing signal. Therefore, a large amount of data can be transmitted through one signal line. Since a large amount of data can be transmitted by one transmission, it is possible to substantially increase the data transfer rate. Since only a small number of the signal lines are necessary, it is possible to reduce the number of input circuits and output circuits of the transmission signals, to reduce power consumption, and to reduce the wiring area of the signal lines.
申请公布号 US6769044(B2) 申请公布日期 2004.07.27
申请号 US20010003048 申请日期 2001.12.06
申请人 FUJITSU LIMITED 发明人 MATSUZAKI YASUROU
分类号 G06F3/00;G06F13/00;G06F13/42;H03K5/00;H03K19/0175;H03M5/02;H04L25/02;H04L25/493;(IPC1-7):G06F13/14 主分类号 G06F3/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利