ANALOGUE/DIGITAL DELAY LOCKED LOOP

摘要

There is disclosed a delay locked loop (300) comprising: a digital delay circuit (302) which enables digital delay elements (400) to provide coarse phase adjustment during initialization in the delay locked loop (300); a counter (308) configured to control the number of the digital delay elements (400) enabled; and an analog delay circuit (304) which provides, after coarse phase adjustment is completed, a fine phase adjustment in the delay locked loop (300), and wherein the analog delay circuit (304) employs a variable control signal during the fine phase adjustment.