| 摘要 |
Multi-pass converter includes, a the input, a sample-and-hold block connected with the first input of the adder whose output is connected through the amplifier with the internal analog-to-digital converter. The second input of the adder is connected with the output of the digital-to-analog converter. The output of internal analog-to-digital converter (PAC) is connected through the multiplying block (M) with the second adder (S1), whose output is an output of the whole device, and which is connected by the feedback loop, through the time-delay block (D), with the second input of the second adder (S1). The second input of multiplying unit (M) is connected with a memory unit (L) which stores the gains and multiplying coefficients, and whose second output is connected with the digital controlling input of amplifier (W). The second output of time-delay block (D) is connected, through the digital-to-analog converter (PAC), with the second input of adder (S).
|
