发明名称 CLOCK GENERATING APPARATUS, COMMUNICATION APPARATUS, CLOCK GENERATING METHOD, PROGRAM, AND COMPUTER-READABLE RECORDING MEDIUM WITH RECORDED PROGRAM
摘要 <p><P>PROBLEM TO BE SOLVED: To avoid jumping of the RTS value and reduce the jitter quantity of a clock recovered from the RTS value. <P>SOLUTION: The clock generating apparatus comprises an input unit for inputting a communication signal having specified information at a specified position to be transferred in an asynchronous transfer system as a plurality of asynchronous transfer system cells; a cell processor 7 which outputs the specified information that a specified asynchronous transfer system cell among the plurality of asynchronous transfer system cell has at the specified position as clock information, complements the clock information, if needed, using the specified information that a different asynchronous transfer system cell from the specified asynchronous transfer system cell among the plurality of asynchronous transfer system cell has at the specified position; and outputs the complemented clock information; and a clock generator 50 for generating the clock signal, using the clock information. <P>COPYRIGHT: (C)2004,JPO&NCIPI</p>
申请公布号 JP2004200763(A) 申请公布日期 2004.07.15
申请号 JP20020363763 申请日期 2002.12.16
申请人 MITSUBISHI ELECTRIC CORP 发明人 IDEMARU HARUNORI
分类号 H04L12/70;(IPC1-7):H04L12/56 主分类号 H04L12/70
代理机构 代理人
主权项
地址