发明名称 Line segmentation in programmable logic devices having redundancy circuitry
摘要 Methods and apparatus for segmenting lines in programmable logic devices having redundancy circuitry. A programmable logic device includes a first plurality of logic array blocks. The first plurality of logic array blocks includes a first logic array block and a second logic array block, a first programmable interconnect line coupled to a segmentation buffer and programmably coupled to the first logic array block, and a second programmable interconnect line coupled to the segmentation buffer and programmably coupled to the second logic array block. The segmentation buffer is capable of selectively providing an open circuit between the first programmable interconnect line and the second programmable interconnect line, a buffer driving signals from the first programmable interconnect line to the second programmable interconnect line, or a buffer driving signals from the second programmable interconnect line to the first programmable interconnect line.
申请公布号 US6759871(B2) 申请公布日期 2004.07.06
申请号 US20030422007 申请日期 2003.04.22
申请人 ALTERA CORPORATION 发明人 NGUYEN TRIET;ZHANG CHANGSONG;JEFFERSON DAVID
分类号 G06F7/00;G06F7/57;G06F7/575;G11C7/00;G11C8/00;G11C29/00;H01L21/82;H03K19/173;H03K19/177;(IPC1-7):H03K19/177 主分类号 G06F7/00
代理机构 代理人
主权项
地址