发明名称 |
Apparatus and technique for maintaining order among requests issued over an external bus of an intermediate network node |
摘要 |
An apparatus and technique off-loads responsibility for maintaining order among requests issued over a split transaction bus from a processor to a split transaction bus controller, thereby increasing the performance of the processor. A logic circuit enables the controller to defer issuing a subsequent (write) request directed to an address on the bus until all pending (read) requests complete. By off-loading responsibility for maintaining order among requests from the processor to the controller, the invention enhances performance of the processor since the processor may proceed with program execution without having to stall to ensure such ordering. The logic circuit maintains the order of the requests in an efficient manner that is transparent to the processor.
|
申请公布号 |
US6757768(B1) |
申请公布日期 |
2004.06.29 |
申请号 |
US20010859707 |
申请日期 |
2001.05.17 |
申请人 |
CISCO TECH IND |
发明人 |
POTTER KENNETH H;GARNER TREVOR |
分类号 |
G06F13/00;G06F13/36;(IPC1-7):G06F13/00 |
主分类号 |
G06F13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|