| 摘要 |
The present invention relates to a method and system for providing a variable width, at least six-way addition instruction in a processor. The method includes decoding an instruction as a variable width, at least six-way addition instruction, where the variable width, at least six-way addition instruction includes a plurality of operands. The method also includes adding the plurality of operands to obtain a plurality of sums. The method further includes outputting the plurality of sums and optionally storing carry results from the adding operation.
|
