MPEG images decoding and high speed forward display procedure and device, video pilot circuit and decoder casing, including such a device

摘要

The decoding and display mechanism evaluates image delays in real time at set display times. If the delay is below a set level (N1) the image decoding is determined. If the delay is above the set level some of the digital stream images are decoded, using theoretical images where necessary.