发明名称 |
Hardware managed virtual-to-physical address translation mechanism |
摘要 |
A hardware managed virtual-to-physical address translation mechanism for a data processing system having no system memory is disclosed. The data processing system includes multiple processing units. The processing units have volatile cache memories operating in a virtual address space that is greater than a real address space. The processing units and the respective volatile memories are coupled to a storage controller operating in a physical address space. The processing units and the storage controller are coupled to a hard disk via an interconnect. The hard disk contains a virtual-to-physical translation table for translating a virtual address from one of said volatile cache memories to a physical disk address directed to a storage location in the hard disk without transitioning through a real address. The storage controller, which is coupled to a physical memory cache, allows the mapping of a virtual address from one of the volatile cache memories to a physical disk address directed to a storage location within the hard disk without transitioning through a real address. The physical memory cache contains a subset of information within the hard disk.
|
申请公布号 |
US2004117587(A1) |
申请公布日期 |
2004.06.17 |
申请号 |
US20020318525 |
申请日期 |
2002.12.12 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORP. |
发明人 |
ARIMILLI RAVI KUMAR;DODSON JOHN STEVEN;GHAI SANJEEV;WRIGHT KENNETH LEE |
分类号 |
G06F3/06;G06F12/00;G06F12/08;G06F12/10;G06F12/12;(IPC1-7):G06F12/00 |
主分类号 |
G06F3/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|