发明名称 |
DATA COHERENT LOGIC FOR AN SRAM DEVICE |
摘要 |
The present invention provides data coherent logic for an SRAM device. The present invention utilizes a data strobe signal and an output strobe signal to control data written into and read out of the SRAM device from an input/output pad. Data coherent logic is designed to resolve timing conflicts between the data and output strobe signals. The logic selectively delays the output strobe signal when a match occurs for data requested in a read operation immediately following a write operation. The delay allows sufficient time for the data to be registered and selected before being outputted from the device.
|
申请公布号 |
US2004114440(A1) |
申请公布日期 |
2004.06.17 |
申请号 |
US20020322215 |
申请日期 |
2002.12.17 |
申请人 |
SHU LEE-LEAN;TUNG CHENMING W.;LEE STEPHEN |
发明人 |
SHU LEE-LEAN;TUNG CHENMING W.;LEE STEPHEN |
分类号 |
G11C7/22;(IPC1-7):G11C7/10 |
主分类号 |
G11C7/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|