| 摘要 |
PURPOSE: A high speed Viterbi decoder is provided to allow the pipeline type decoding by the unit of block having various lengths, thereby improving the throughput of the high speed Viterbi decoder. CONSTITUTION: A high speed Viterbi decoder includes a branch metric operational block(202), an add-compare selector(ACS) operational block(203), a normalization operational block(204), a pair of inverse trace storage blocks(206,207), an inverse trace storage control block(208) and an inverse trace block(210). The branch metric operational block(202) calculates the branch matrix. The ACS operational block(203) supplies the path metric value and the inverse trace control information informing the end of the decoding for each block when they are decoded by the unit of block having various lengths. The normalization operational block(204) receives the path metric values for all status outputted from the ACS operational block(203) to normalize the received path metric values and to output the normalized path metric values to the ACS operational block(203). The pair of inverse trace storage blocks(206,207) store the path information outputted from the ACS operational block(203) in the form of block. The inverse trace storage control block(208) controls the two inverse trace storage blocks(206,207) so as to alternatively output the path information stored therein. And, the inverse trace block(210) performs the real decoding by using the path information selected to all status outputted from the two inverse trace storage blocks(206,207).
|
