A CONFIGURABLE MICROPROCESSOR ARCHITECTURE INCORPORATING DIRECT EXECUTION UNIT CONNECTIVITY

摘要

An architecture for a highly configurable and scalable microprocessor architecture designed for exploiting instruction level parallelism in specific application code. It consists of a number of execution units with configurable connectivity between them and a means to copy data through execution units under software control.