发明名称 SEMICONDUCTOR UNIT, SEMICONDUCTOR MODULE, AND MEMORY SYSTEM
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a semiconductor unit capable of a high-speed operation, by contracting the wiring length of a branch wiring existent in its signal wiring. <P>SOLUTION: A semiconductor unit 104, constituting a memory device comprises a memory chip 120 and a package board 121, has three wiring layers. The wirings of power-supply surfaces 118 (a VDD surface), 119 (a GND surface) are formed in the package board 121, and the wiring of an intra-package DQ bus 114 is formed in an intermediate wiring layer, interposed between both the power-supply surfaces 118, 119. The memory device 120 has two DQ pins 112 inside the one intra-package DQ bus 114. The intra-package DQ bus 114 and a signal-terminal pad 115 of the memory chip 120 are connected through the intermediary of a via. The via, whereby the intra-package DQ bus 114 and the signal-terminal pad are connected, constitutes a branch wiring, as viewed from the two DQ pins. <P>COPYRIGHT: (C)2004,JPO</p>
申请公布号 JP2004165605(A) 申请公布日期 2004.06.10
申请号 JP20030103681 申请日期 2003.04.08
申请人 ELPIDA MEMORY INC;HITACHI LTD;RENESAS EASTERN JAPAN SEMICONDUCTOR INC 发明人 SENBA SEIJI;ANPO HISASHI;ONO TAKAO;HOSOKAWA KOJI;NISHIO YOJI;NAKAMURA ATSUSHI;SATO TOMOHIKO
分类号 G06F12/00;G06F13/16;G11C5/00;G11C11/24;H01L23/12;H01L23/52;H01L25/065;H01L25/07;H01L25/18;(IPC1-7):H01L23/52 主分类号 G06F12/00
代理机构 代理人
主权项
地址