发明名称 Low program power flash memory array and related control method
摘要 A flash memory array and related method for programming, erasing, and reading. The memory includes: a plurality of memory cells, each memory cell having a gate, a drain, a source, and a body; a plurality of word lines and body lines. The bodies of the memory cells whose gates are connected to a same word line are connected to a same body line, and the body lines are isolated from each other such that different body lines can be driven to have different voltages. When the memory programs, erases, and reads data, the different body lines are driven to different voltage.
申请公布号 US2004105316(A1) 申请公布日期 2004.06.03
申请号 US20020065910 申请日期 2002.11.28
申请人 YANG CHING-SUNG;HSU CHING-HSIANG 发明人 YANG CHING-SUNG;HSU CHING-HSIANG
分类号 G11C5/14;G11C16/12;(IPC1-7):G11C5/00 主分类号 G11C5/14
代理机构 代理人
主权项
地址