发明名称 |
Method and device for testing the mapping/implementation of a model of a logic circuit onto/in a hardware emulator |
摘要 |
A method for testing an emulated logic circuit is described wherein a model of the logic circuit is loaded into a hardware emulator (EM) and there put into an operating mode in which flip-flops it contains are functionally chained into one or more shift registers. The structural arrangement of the logic circuit in the hardware emulator (EM) is subsequently compared with the structural arrangement of the model of the logic circuit with the assistance of this operating mode. A device for implementing the method is also described. |
申请公布号 |
US2004107393(A1) |
申请公布日期 |
2004.06.03 |
申请号 |
US20030670567 |
申请日期 |
2003.09.26 |
申请人 |
TAUCHER HERBERT;KRAUSE KARLTHEINZ;GHAMESHLU MAJID |
发明人 |
TAUCHER HERBERT;KRAUSE KARLTHEINZ;GHAMESHLU MAJID |
分类号 |
G01R31/3183;G01R31/3185;G06F11/26;(IPC1-7):G01R31/28 |
主分类号 |
G01R31/3183 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|