摘要 |
A voltage comparator with comparing means that are energized upon the occurrence of a clock-edge and that are de-energized when the comparison operation is completed. The comparing means are preceded by a voltage divider (D) for dividing the voltage to be compared and a switch (S8) in series with the voltage divider for preventing current flow through the voltage divider when the comparing means are de-energized. |