发明名称 |
Computer chipsets having data reordering mechanism |
摘要 |
A device to change the ordering of datums in a packet from a storage device to a pre-determined ordering according to their addresses. The device has a first circuit to receive and process address information to determine a data ordering of data associated with the address information; and a second circuit to reorder the data into ordered packets in the predetermined ordering. This device can be used to efficiently transfer graphic data through the AGP bus in a computer.
|
申请公布号 |
US2004095355(A1) |
申请公布日期 |
2004.05.20 |
申请号 |
US20030712843 |
申请日期 |
2003.11.12 |
申请人 |
INTEL CORPORATION, A CALIFORNIA CORPORATION |
发明人 |
KOKER ALTUG;DYER RUSSELL W. |
分类号 |
G06F5/00;G06F7/00;G06F12/00;G06F13/36;G06F13/40;(IPC1-7):G06F7/00 |
主分类号 |
G06F5/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|