发明名称 Method of manufacturing semiconductor device
摘要 As an opening exposing a surface of an element-forming region positioned in a region lying between two gate electrodes, a first opening is formed based on a resist pattern formed such that a portion of a region where the opening is formed overlaps two-dimensionally with a portion of one gate electrode. As an opening exposing a surface of one gate electrode, a second opening is formed based on a resist pattern formed such that a region where the opening is formed overlaps two-dimensionally solely with one gate electrode. Here, the first opening is covered with a non-photosensitive, organic film and the resist pattern. Thereafter, a tungsten interconnection is formed in the first and second openings. Thus, a semiconductor device, of which production cost is reduced, and in which electrical short-circuit and falling off of an interconnection are suppressed, can be obtained.
申请公布号 US2004097064(A1) 申请公布日期 2004.05.20
申请号 US20030435046 申请日期 2003.05.12
申请人 RENESAS TECHNOLOGY CORP. 发明人 TERADA TAKASHI;ASHIDA MOTOI;HOSOKAWA TOMOHIRO;MASUDA YASUICHI
分类号 H01L21/28;H01L21/00;H01L21/338;H01L21/4763;H01L21/60;H01L21/768;H01L21/8234;H01L21/8244;H01L27/088;H01L27/11;(IPC1-7):H01L21/00;H01L21/476 主分类号 H01L21/28
代理机构 代理人
主权项
地址