发明名称 |
Integrable, controllable delay device, delay device in a control loop, and method for delaying a clock signal using a delay device |
摘要 |
A delay device has multiplexers connected in series in a differential configuration. First connections of the multiplexers are connected to the output of an upstream multiplexer. Second inputs of the multiplexers are connected to the input connection to which the signal that is to be delayed can be supplied. A control signal controls the switch position of one of the multiplexers such that its output is connected to the input of the delay device. All the other multiplexers are in the other switch position. This results in the delay device producing a specific delay time. When used in a delay control loop, this results in a jitter-free output signal, even if the operating conditions are fluctuating.
|
申请公布号 |
US6737901(B2) |
申请公布日期 |
2004.05.18 |
申请号 |
US20020266295 |
申请日期 |
2002.10.08 |
申请人 |
INFINEON TECHNOLOGIES AG |
发明人 |
HEIN THOMAS;HEYNE PATRICK |
分类号 |
H03K5/00;H03K5/13;(IPC1-7):H03H11/26 |
主分类号 |
H03K5/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|