INTEGRATED DATA CLOCK EXTRACTOR

摘要

A circuit for generating a data clock signal from input timing informatio n. The circuit incorporates a cycle limit extractor in order to correct data error in the phase corrected output resulting from circuit counter rollover.