| 摘要 |
A semiconductor device (400) having a JFET region located between base regions (406, 407), such as an IGBT, a MGT or a DMOSFET, has an increased JFET region height (h, 404) to reduce surface fields at an oxide layer (405). Advantageously, the device is made of SIC.
|
