发明名称 PYRAMIDENFÖRMIGER PIPELINE-PROZESSOR FÜR EIN BILDVERARBEITUNGSSYSTEM
摘要 A pipelined parallel processor (PPP) integrated onto a single integrated circuit. The PPP includes a filtering unit, internal routing circuitry such as a crosspoint switch, an internal frame store controller, and one or more function circuits. The function circuits may be, for example, arithmetic units, lookup tables, timing compensators, adders/subtractors, statistics modules, image shifting circuitry, and other useful processing devices. The components of the PPP are interconnected with the crosspoint switch which routes data between the frame store controller, the filtering unit, function circuits, external input channels, and external output channels.
申请公布号 DE69728247(D1) 申请公布日期 2004.04.29
申请号 DE1997628247 申请日期 1997.04.17
申请人 SARNOFF CORP., PRINCETON 发明人 VAN DER WAL, SIEMAN;HANSEN, WADE
分类号 G06T1/20;H04N7/26;H04N7/46;(IPC1-7):G06K9/40;G06K9/32 主分类号 G06T1/20
代理机构 代理人
主权项
地址