Directoryless L0 cache for stall reduction

摘要

A memory system for a computational circuit having a pipeline includes at least one functional unit and an address generator that generates a memory address. A coherent cache memory is responsive to the address generator and is addressed by the memory address. The cache memory is capable of generating a cache memory output. A non-coherent directory-less associative memory is responsive to the address generator and is addressable by the memory address. The associative memory receives input data from the cache memory. The associative memory is capable of generating an associative memory output that is delivered to the functional unit. A comparison circuit compares the associative memory output to the cache memory output and asserts a miscompare signal when the associative memory output is not equal to the cache memory output.