发明名称 |
Fast low cost multiple sensor readout system |
摘要 |
A low resolution data acquisition system is presented. The data acquisition system has a plurality of readout modules serially connected to a controller. Each readout module has a FPGA in communication with analog to digital (A/D) converters, which are connected to sensors. The A/D converter has eight bit or lower resolution. The FPGA detects when a command is addressed to it and commands the A/D converters to convert analog sensor data into digital data. The digital data is sent on a high speed serial communication bus to the controller. A graphical display is used in one embodiment to indicate if a sensor reading is outside of a predetermined range.
|
申请公布号 |
US6717541(B1) |
申请公布日期 |
2004.04.06 |
申请号 |
US20030425495 |
申请日期 |
2003.04.29 |
申请人 |
IOWA STATE UNIVERSITY RESEARCH FOUNDATION, INC. |
发明人 |
CARTER-LEWIS DAVID;KRENNICH FRANK;LE BOHEC STEPHANE;PETRY DIRK;SLEEGE GARY |
分类号 |
G01D1/18;G01D21/02;G06F3/05;H03M1/00;(IPC1-7):H03M1/00 |
主分类号 |
G01D1/18 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|