发明名称 |
Clock conversion apparatus, clock conversion method, video display apparatus, and memory address setting method |
摘要 |
A clock conversion apparatus includes a memory that can perform writing and reading independently from each other, a first counter circuit for controlling write addresses, a delay adjustment circuit for adjusting a delay time of a reading start reference signal from a writing start reference signal, and a second counter circuit for controlling read addresses from the reading start reference signal, wherein data corresponding to a horizontal sync period are written in the memory over plural times to reduce the capacity of the memory, and a writing start position and a reading start position are delay-adjusted.
|
申请公布号 |
US2004061530(A1) |
申请公布日期 |
2004.04.01 |
申请号 |
US20030637609 |
申请日期 |
2003.08.11 |
申请人 |
TANIGAWA SATORU;OKADA NOBUTAKA |
发明人 |
TANIGAWA SATORU;OKADA NOBUTAKA |
分类号 |
H03K5/135;H04N5/46;H04N7/01;(IPC1-7):H03K19/00 |
主分类号 |
H03K5/135 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|