发明名称 Analysis module, integrated circuit, system and method for testing an integrated circuit
摘要 A system (5) for testing and failure analysis of an integrated circuit (10) is provided using failure analysis tools (40, 50, 60). An analysis module (30) having a number of submodule test structures is incorporated into the integrated circuit design. The test structures are chosen in dependence upon the failure analysis tools (40, 50, 60) to be used. The rest of the integrated circuit contains function modules (20) arranged to provide normal operating functions. By analysing the submodule test structures of the analysis module (30) using the failure analysis tools (40, 50, 60), physical parameters of the integrated circuit (10) are obtained and used in subsequent testing of the function modules (20) by the failure analysis tools (40, 50, 60), thus simplifying the testing of the integrated circuit (10) and reducing the time taken to perform a failure analysis procedure.
申请公布号 US2004064772(A1) 申请公布日期 2004.04.01
申请号 US20030672487 申请日期 2003.09.26
申请人 WEIZMAN YOAV;SHPERBER SHAI;BARUCH EZRA 发明人 WEIZMAN YOAV;SHPERBER SHAI;BARUCH EZRA
分类号 G01R31/28;G01R31/30;G01R31/311;H01L23/544;(IPC1-7):G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址