摘要 |
A semiconductor package and fabricating method are described, in which solder balls can be easily arrayed in a fan-out type arrangement and the package fabricating process is simplified. The semiconductor package includes a unit semiconductor chip and a first stress buffer layer contacting the unit semiconductor chip on two sides of the unit semiconductor chip. Bonding pads are separately arrayed on an upper part the unit semiconductor chip, and a second stress buffer layer formed on the first stress buffer layer and on the unit semiconductor chip, but not on an upper surface of each bonding pad. A plurality of conducting lines are formed on the second stress buffer layer, each conducting line contacting the upper surface of a respective bonding pad. A solder mask layer, which having a plurality of holes therein to expose at least one region of each conducting line, is formed over the conducting lines and the second stress buffer layer. A plurality of solder balls are then formed in the holes to contact the conducting lines.
|