发明名称 |
Semiconductor memory device internally generating internal data read timing |
摘要 |
A dummy circuit including a plurality of dummy cells is provided in correspondence to a predetermined number of word lines. When either one of corresponding word lines are selected, a dummy bit line equal in load to a normal bit line is driven using the plurality of dummy cells included in this dummy circuit. A potential of this dummy bit line is detected by a dummy sense amplifier, and a sense enable signal is generated. Therefore, it is possible to accurately detect a sense timing irrespectively of array architecture.
|
申请公布号 |
US2004042275(A1) |
申请公布日期 |
2004.03.04 |
申请号 |
US20030445934 |
申请日期 |
2003.05.28 |
申请人 |
RENESAS TECHNOLOGY CORP.;RENESAS DEVICE DESIGN CORP. |
发明人 |
YOSHIZAWA TOMOAKI;NII KOJI;IMAOKA SUSUMU |
分类号 |
G11C11/419;G11C7/06;G11C7/14;G11C11/41;G11C29/00;G11C29/02;(IPC1-7):G11C5/00 |
主分类号 |
G11C11/419 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|