摘要 |
A semiconductor device which provides for reduction of a gate length and a resistance of a gate electrode of a MOS transistor, and a manufacturing method thereof, are provided. In forming a gate electrode (4), ions are implanted at a dose of 6x10<15>/cm<2 >or larger and annealing is performed, so that an upper portion of the gate electrode (4) expands. A silicide layer (4b) formed in the upper portion of the gate electrode (4) has a shape with an upper portion thereof being wider than a bottom portion thereof in section taken along a channel length direction. On the other hand, a polysilicon layer 4a has a shape with upper and bottom portions thereof having the substantially same width in section taken along a channel length direction, like the conventional structure. Thus, even when the width of the polysilicon layer (4a) is reduced to reduce a gate length, the width of the silicide layer (4b) is kept larger than the gate length, to prevent agglomeration of silicide in the silicide layer (4b).
|