One F2 memory cell, memory array, related devices and methods

摘要

An array of memory cells configured to store at least one bit per one F<2 >includes substantially vertical structures providing an electronic memory function spaced apart a distance equal to one half of a minimum pitch of the array. The structures providing the electronic memory function are configured to store more than one bit per gate. The array also includes electrical contacts to the memory cells including the substantially vertical structures.