摘要 |
Floating-point processors capable of performing multiply-add (Madd) operations and incorporating improved intermediate result handling capability. The floating-point processor includes a multiplier unit coupled to an adder unit. The intermediate result from the multiplier unit is processed (i.e., rounded) into representations that are more easily managed in the adder unit. However, some of the processing (i.e., normalization and exponent adjustment) to generate an IEEE-compliant representation is deferred to the adder unit. By combining and deferring some of the processing steps for the intermediate result, circuit complexity is reduced and operational performance is improved.
|