发明名称 |
Single event upset hardened latch |
摘要 |
A hardened latch capable of providing protection against single event upsets (SEUs) is disclosed. The hardened latch includes a first latch and a second latch that mirrors a subset of gates of the first latch. The second latch is inserted in the feedback path of the keeper circuit of the first latch and is cross-coupled with the gates of the keeper circuit of the first latch. The latch is hardened against single event upsets and an arbitrary number of successive SEUs attacking a single node, provided that the time between successive SEUs is larger than the recovery time of the latch. An alternate embodiment of the hardened latch includes a split buffer output. This embodiment is capable of reducing the propagation of erroneous transients. Another alternate embodiment of the hardened latch includes a Miller C buffer output. This embodiment is capable of reducing the propagation of erroneous transients below the level achievable in a hardened latch employing a split buffer output.
|
申请公布号 |
US6696873(B2) |
申请公布日期 |
2004.02.24 |
申请号 |
US19990472000 |
申请日期 |
1999.12.23 |
申请人 |
INTEL CORPORATION |
发明人 |
HAZUCHA PETER;SOUMYANATH KRISHNAMURTHY |
分类号 |
H03K3/012;H03K3/037;H03K3/356;(IPC1-7):H03K3/289 |
主分类号 |
H03K3/012 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|