发明名称 МИКРОПРОЦЕССОРНОЕ УСТРОЙСТВО С ШИФРОВАНИЕМ
摘要 A microprocessor configuration includes a data bus for data transfer between functional units. On the bus side, each unit contains an encryption/decryption unit that is controlled synchronously by a random number generator. The configuration permits a relatively high level of security against monitoring of the data transferred via the data bus, with a feasible level of additional circuit complexity.
申请公布号 RU2002117437(A) 申请公布日期 2004.02.20
申请号 RU20020117437 申请日期 2000.11.30
申请人 ИНФИНЕОН ТЕКНОЛОДЖИЗ АГ (DE) 发明人 ГАММЕЛЬ Берндт (DE);КНИФФЛЕР Оливер (DE);СЕДЛАК Хольгер (DE)
分类号 G06F12/14;G06F1/00;G06F15/00;G06F21/12;G06F21/60;G06F21/85;G09C1/00;H04L9/20 主分类号 G06F12/14
代理机构 代理人
主权项
地址