| 摘要 |
A system memory (110, 210) accessed by a bus master controller (145, 245) is set as non-cacheable. A bus master status bit is not set for any bus master controller transfer cycles with the non-cacheable memory (110, 120) while the system processor (102, 202) is in a low power state. |
