BiCMOS latches with npn control devices for current limiting of npn regeneration devices

摘要

Latch structures and systems are disclosed that enhance latch speed and provide complementary metal-oxide-semiconductor (CMOS)-level latch signals. They are realized with bipolar junction structures and CMOS structures that are arranged to enhance regenerative feedback signals and generate CMOS-level latch signals.