COMBINER

摘要

Circuit for combining a plurality of digital communication channels in a telecommunication system with reduced hardware requirements. The circuit allows to accumulate samples of the input communication channels in a register using an adder. The bit width of the connection lines between the register and the adder may be selected considering the bit width and number of input communication channels, such that minimal bit widths are provided.