发明名称 Buffer network for correcting fluctuations in a parallel/serial interface
摘要 An elastic-type first-in-first-out (FIFO) buffer network for an input/output interface to enable higher link layer clock frequencies given fixed transmit clock frequencies of these "parallel-serial" high speed link interfaces. The network is particularly applicable to interface components used in InfiniBand type hardware.
申请公布号 GB2391366(A) 申请公布日期 2004.02.04
申请号 GB20030023896 申请日期 2002.02.15
申请人 * INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 GREGORY J * MANN
分类号 G06F13/12;G06F13/38;(IPC1-7):G06F13/10 主分类号 G06F13/12
代理机构 代理人
主权项
地址