发明名称 Host bus adapter based scalable performance storage architecture
摘要 One embodiment of a storage controller is described including a controller memory, one or more central processing units (CPUs), and a host bus adapter all coupled to a controller bus. The one or more CPUs are configured to produce data routing information dependent upon a data transfer command which directs a transfer of data between a host computer and one or more storage devices. The host bus adapter includes a receive unit and a transmit unit adapted for coupling to a transmission medium. The host bus adapter receives the data routing information, and forwards data associated with the data transfer command from the receive unit to the transmit unit dependent upon the data routing information such that the data associated with the data transfer command is not conveyed upon the controller bus and is not stored within the controller memory. As a result, the data transfer mechanism does not rely upon availability of the controller bus and/or the one or more CPUs, allowing independent scalability of input/output operations per second (IOPS) and data transfer rate of a storage system including the storage controller. Embodiments of storage and computer systems including the storage controller are also described.
申请公布号 US6684274(B1) 申请公布日期 2004.01.27
申请号 US19990436978 申请日期 1999.11.09
申请人 SUN MICROSYSTEMS, INC. 发明人 CHONG, JR. FAY
分类号 G06F3/06;G06F13/38;H04L29/06;H04L29/08;(IPC1-7):G06F13/14 主分类号 G06F3/06
代理机构 代理人
主权项
地址