发明名称 Synthesizing a pixel clock with extremely close channel spacing
摘要 A graphic system may include a pixel synthesizing device that uses two or more phase-locked loops (PLL's) in tandem in order to achieve a better M/N ratio. The two PLL's connected in tandem have an effective M/N ratio of (M1*M2)/(N1*N2). The pixel synthesizing device is operable to synthesize free-running (non-genlocked, or sync-master) pixel clock frequencies using a much greater variety of M and N. As a result, greater precision in specification of the pixel clock frequency is achieved, yielding greater precision in a frame rate of a particular video format. As a result, the allowable channel spacing is greatly increased, and the graphic system can select from a wide range of ultradense spaced pixel clocks.
申请公布号 US2004012577(A1) 申请公布日期 2004.01.22
申请号 US20020199473 申请日期 2002.07.19
申请人 NAEGLE NATHANIEL DAVID 发明人 NAEGLE NATHANIEL DAVID
分类号 G09G5/00;G09G5/18;H03L7/23;H04N5/12;(IPC1-7):G09G5/00 主分类号 G09G5/00
代理机构 代理人
主权项
地址