发明名称 Bi-layer resist process
摘要 A bi-layer resist process. A layer to be etched is provided on a substrate. The layer to be etched is coated with a bottom silicon-containing resist layer. The bottom silicon-containing resist layer is baked. The bottom silicon-containing resist layer is treated to form a silicon oxide layer on a surface of the bottom silicon-containing resist layer. The silicon oxide layer is coated with a top resist layer. The top resist layer is baked. The top resist layer is exposed to light and developed to form a pattern in the top resist layer. The pattern is transferred through the silicon oxide layer to the bottom resist layer.
申请公布号 US2004014326(A1) 申请公布日期 2004.01.22
申请号 US20020196291 申请日期 2002.07.17
申请人 DIN KUEN-SANE 发明人 DIN KUEN-SANE
分类号 G03F7/075;G03F7/09;H01L21/027;H01L21/033;H01L21/3213;(IPC1-7):H01L21/302;H01L21/461 主分类号 G03F7/075
代理机构 代理人
主权项
地址