发明名称 Memory, module with crossed bit lines, and method for reading the memory module
摘要 A memory module and a method for reading a data item from a memory module allow reduced interference signal injection into adjacent bit line pairs. A crossed bit line pair is provided, with one bit line in an adjacent bit line pair being disposed between the crossed bit lines. The second bit line in the adjacent bit line pair is formed to be adjacent to the crossed bit line pair. When a data item is being read, the crossed bit line pair is preferably amplified first, with the adjacent bit line pair being amplified only subsequently. This reduces the injection of an interference signal, originating from the crossed bit line pair, into the uncrossed bit line pair.
申请公布号 US2004013013(A1) 申请公布日期 2004.01.22
申请号 US20030609874 申请日期 2003.06.30
申请人 BEER PETER;SCHNEIDER HELMUT 发明人 BEER PETER;SCHNEIDER HELMUT
分类号 G11C7/18;G11C11/4076;G11C11/4097;(IPC1-7):G11C29/00 主分类号 G11C7/18
代理机构 代理人
主权项
地址