发明名称 |
Delay optimization designing system and delay optimization designing method for a logic circuit and control program |
摘要 |
A delay optimization designing system and method is disclosed by which reduction of outputting delay and setup time of flip-flops and clock skew can be achieved and sufficient delay optimization can be achieved. A delay optimization designing system for a logic circuit includes a flip-flop selection section for selecting any flip-flop not to be substituted into a latch from within a given logic circuit, a flip-flop searching section for searching any flip-flop having a delay margin from among the flip-flops which are not selected by the flip-flop selection section, and a latch substitution section for substituting any flip-flop searched by the flip-flop searching section into a latch which passes a signal to the output side therethrough faster than the searched flip-flop.
|
申请公布号 |
US2004015789(A1) |
申请公布日期 |
2004.01.22 |
申请号 |
US20030618704 |
申请日期 |
2003.07.15 |
申请人 |
NEC CORPORATION |
发明人 |
KANAMARU KEISUKE;YOSHIKAWA KO |
分类号 |
H03K3/037;G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
H03K3/037 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|