发明名称 Arbiter for an input buffered communication switch
摘要 <p>An arbiter for a switch maintains a pair of counters for each flow of traffic at each input port: one counter (also called "first counter") to indicate an ideal transfer of traffic, and another counter (also called "second counter") to indicate the actual transfer of traffic. Both counters are incremented when traffic is received by the input port, and the second counter is decremented when a unit of traffic (such as a cell or packet) is about to be transmitted whereas the first counter is decremented in a fractional manner (relative to the unit of traffic) in each period of arbitration, based on available bandwidth. The arbiter selects one of the output ports (also called "winning output port") of the switch, based at least partially on values of the two counters for each flow from the input port to one of the output ports, and generates a signal to approve transfer of traffic from the input port to the winning output port. In several embodiments, the above-described flow can be for either high priority traffic or for low priority traffic, and any bandwidth leftover from transferring high priority traffic is used in transferring low priority traffic. Specifically, the arbiter maintains additional counters for each port indicative of total bandwidth being used, and the additional counters are used to allocate leftover bandwidth in an iterative manner, until a flow from an input port to an output port is saturated, at which time the saturated flow is removed from iteration. &lt;IMAGE&gt;</p>
申请公布号 EP1383287(A1) 申请公布日期 2004.01.21
申请号 EP20030254534 申请日期 2003.07.17
申请人 CALIX NETWORKS, INC. 发明人 MEENARADCHAGAN, VISHNU
分类号 H04L12/56;(IPC1-7):H04L12/56 主分类号 H04L12/56
代理机构 代理人
主权项
地址