发明名称 EXTERNAL SIGNAL SYNCHRONIZED MESSAGE SIGNALING APPARATUS FORTIME DIVISION CHANNEL SYSTEM
摘要 An external signal synchronized message signaling apparatus which outputs a particular message to channels of a time division output frame in accordance with a state of an external signal is disclosed. The message signaling apparatus includes a switch buffer, a selector, a message memory, a read control memory and a read controller. Addresses common to the switch buffer and the message memory are stored in the read control memory, and the read controller reads out one of the addresses from the read control memory, reads out data from the switch buffer or the message memory based on the read out address and outputs the read out data to a time division frame. Synchronization instruction information is set individually for the individual data in the read control memory or the message memory, and only when an external synchronizing signal is present when data to be signaled for an individual channel us to be read out, the address read out by the read controller is used as an address for the message memory.
申请公布号 CA2281848(C) 申请公布日期 2004.01.20
申请号 CA19992281848 申请日期 1999.09.10
申请人 NEC CORPORATION 发明人 HIRATA, HIDEYUKI;HARASAKI, KAZUHIKO
分类号 H04J3/00;H04J3/06;H04J3/08;H04J3/12;H04J3/16;H04Q3/00;(IPC1-7):H04L5/22;H04L7/04 主分类号 H04J3/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利