发明名称 DECODER
摘要 PROBLEM TO BE SOLVED: To provide a decoder in which versatility is ensured at low costs and many circuits and elements can be selected in parallel regarding the decoder which has a plurality of outputs corresponding to all values belonging to a prescribed range and outputs a particular logical value only to outputs that correspond to all values belonging to a range designated from the outside. SOLUTION: This decoder is configured as a combination of a plurality P of discrimination means 11-1 to 11-P which are individually provided with a plurality P of different values belonging to a specified range, discriminate whether the values belong to a common particular range that corresponds to all or a portion of the specified range and decode the particular range as a result of the discrimination. COPYRIGHT: (C)2004,JPO
申请公布号 JP2004015613(A) 申请公布日期 2004.01.15
申请号 JP20020168363 申请日期 2002.06.10
申请人 FUJITSU LTD 发明人 OKUTSU AKIHIKO;SAKURAI HIROYA;GOUNAI NOBUYUKI;SAITO YOSHIMITSU
分类号 H03M7/00;(IPC1-7):H03M7/00 主分类号 H03M7/00
代理机构 代理人
主权项
地址