发明名称 |
Aggregation of cache-updates in a multi-processor, shared-memory system |
摘要 |
Method and arrangement for cache management in a shared memory system. Each of a plurality of intercoupled processing nodes includes a higher-level cache and a lower-level cache having corresponding cache lines. At each node, update-state information is maintained in association with cache lines in the higher-level cache. The update-state information for a cache line tracks whether there is pending update that needs to be distributed from the node. In response to a write-back operation referencing an address cached at a node, the node generates difference data that specifies differences between data in a cache line for the address in the higher-level cache and data in a corresponding cache line in the lower-level cache. The difference data are then provided to one or more other nodes with cached versions of the cache line for the address.
|
申请公布号 |
US6678799(B2) |
申请公布日期 |
2004.01.13 |
申请号 |
US20010002993 |
申请日期 |
2001.10.18 |
申请人 |
HEWLETT-PACKARD DEVELOPMENT COMPANY, LP. |
发明人 |
ANG BOON SEONG |
分类号 |
G06F12/08;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|