摘要 |
A semiconductor integrated circuit comprises a logic circuit to be tested by a scan test; and a scan path circuit being constituted by serially connecting a plurality of scan register circuits, each of which includes a compound gate circuit having a first logic gate and a second logic gate, a flip-flop circuit connecting an output of the compound gate circuit to a data input terminal, and a gate circuit connecting a first input thereof to a data output terminal of the flip-flop circuit and connecting a second input thereof to a second connection terminal input by a second shift mode signal, and which connects the compound gate circuit, flip-flop circuit, and gate circuit in this turn, wherein a first input of the first logic gate is connected to the logic circuit to be tested, and a second input thereof is connected to a first connection terminal input by a first shift mode signal, while a first input of the logic gate is connected to an output of the first logic gate and a second input thereof is connected to a serial input terminal.
|