发明名称 |
Parallel /serial conversion circuit, serial data generation circuit, synchronization signal generation circuit, clock signal generation circuit, serial data transmission device, serial data reception device, and serial data transmission system |
摘要 |
A parallel/serial conversion circuit is provided, which comprises a parallel/serial conversion section for converting first parallel data to first serial data and converting second parallel data to second serial data, and a shift clock signal generation section for generating a shift clock signal. The parallel/serial conversion section converts the first parallel data to the first serial data by shifting the first parallel data in response to the shift clock signal. The parallel/serial conversion section converts the second parallel data to the second serial data by shifting the second parallel data in response to the shift clock signal. A combination of the first serial data and the second serial data indicates bit separation, a logic value '0', or a logic value '1'. The shift clock signal generation section generates the shift clock signal by combining the first serial data and the second serial data.
|
申请公布号 |
US2004004564(A1) |
申请公布日期 |
2004.01.08 |
申请号 |
US20030601572 |
申请日期 |
2003.06.24 |
申请人 |
HATTORI SHINJI |
发明人 |
HATTORI SHINJI |
分类号 |
H03M9/00;H04L25/02;(IPC1-7):H03M9/00 |
主分类号 |
H03M9/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|