发明名称 METHOD FOR FORMING ISOLATION LAYER OF SEMICONDUCTOR DEVICE
摘要 PURPOSE: A method for forming an isolation layer of a semiconductor device is provided to enhance the area of an active region and to improve gap-filling property by using SEG(Silicon Epitaxial Growth) processing. CONSTITUTION: A shallow trench is formed at an isolation region of a silicon substrate(10). The first liner nitride layer(11) is formed at inner walls of the shallow trench. After forming an isolation insulating layer on the silicon substrate including the trench, an isolation insulating pattern(12a) is formed by selectively etching the isolation insulating layer. The second liner nitride layer(13a) is then formed at both sidewalls of the isolation insulating pattern(12a). A silicon epitaxial layer(14) grows on an active region of the silicon substrate by SEG.
申请公布号 KR20040001856(A) 申请公布日期 2004.01.07
申请号 KR20020037190 申请日期 2002.06.29
申请人 HYNIX SEMICONDUCTOR INC. 发明人 CHA, TAE HO
分类号 H01L21/76;(IPC1-7):H01L21/76 主分类号 H01L21/76
代理机构 代理人
主权项
地址
您可能感兴趣的专利