发明名称 Method and system for synchronizing processor and DMA using ownership flags
摘要 Provided is a system and method for a modem including one or more processing paths. Also included is a number of interconnected modules sequentially arrayed along the one or more paths. Each module is configured to (i) process signals passed along the paths in accordance with the sequence and (ii) implement predetermined functions to perform the processing. Further, each of the modules has a particular degree of functional programmability and the degrees of functional programmability monotonically vary in accordance with the sequence.
申请公布号 US2004003185(A1) 申请公布日期 2004.01.01
申请号 US20030350287 申请日期 2003.01.24
申请人 EFLAND GREGORY H.;GUAN JEFF Z.;YU GONG-SAN 发明人 EFLAND GREGORY H.;GUAN JEFF Z.;YU GONG-SAN
分类号 G06F7/52;G06F9/46;G06F12/00;G06F15/00;G11C5/00;H04B1/38;H04L5/16;H04L12/56;H04L27/26;H04M11/06;(IPC1-7):G06F12/00 主分类号 G06F7/52
代理机构 代理人
主权项
地址